Impact of Interfacial SiO2 Layer Thickness on the Electrical Performance of SiO2/High-k Stacks on 4H-SiC