A Low-Power 2-bit Full Adder realized with Three-Independent-Gate Reconfigurable FETs 2. November 2026 2026 IEEE International Symposium on Circuits and Systems10.1109/ISCAS66217.2026.11562307 Schlagwörter 2026, IEEE